



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/916,557	07/26/2001	Donald E. Duval	BRCMP009	9224

7590 01/12/2006

CHRISTIE, PARKER & HALE, LLP
P.O. BOX 7068
PASADENA, CA 91109-7068

EXAMINER

LEMMA, SAMSON B

ART UNIT	PAPER NUMBER
----------	--------------

2132

DATE MAILED: 01/12/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/916,557

Applicant(s)

DUVAL, DONALD E.

Examiner

Samson B. Lemma

Art Unit

2132

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on RCE filed on 10/27/2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Art Unit: 2132

DETAILED ACTION

1. This office action is in reply to a request for continued examination (RCE) filed on October 27, 2005.
2. The request filed on October 27, 2005 for a request for continued examination (RCE) under 37 CFR 1.114 based on patent application 09/916557 is acceptable and an RCE has been established. Independent **claims 1 and 11** have been amended. Claims **1-22** are pending.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
4. **Claims 1 and 11** are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The specification fails to mention or teach the following negative limitation, that was added in the previous office action “**the state memory is initialized via hardware with an incrementing pattern without loading the incrementing pattern from an external memory.**”
5. Regarding the present/previous amendment made to the independent claims 1 and 11, where claims are amended to include the limitation “**the state memory is initialized via hardware with an incrementing pattern without loading the**

Art Unit: 2132

incrementing pattern from an external memory”, the examiner cites the proper **MPEP 2173.05 (i)** in support of the 112 rejection set forth in this office action.

“Any negative limitation or exclusionary proviso must have basis in the original disclosure. If alternative elements are positively recited in the specification, they may be explicitly excluded in the claims. See *In re Johnson*, 558 F.2d 1008, 1019, 194 USPQ 187, 196 (CCPA 1977) (“[the] specification, having described the whole, necessarily described the part remaining.”). See also *Ex parte Grasselli*, 231 USPQ 393 (Bd. App. 1983), *aff’d* mem., 738 F.2d 453 (Fed. Cir. 1984). The mere absence of a positive recitation is not basis for an exclusion. Any claim containing a negative limitation which does not have basis in the original disclosure should be rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement.”

The amended phrase clearly recites a negative limitation. Indeed, the specification/disclosure must contain a full, clear and concise description of the claimed subject matter. The specification does not literally or implicitly exclude loading of the incrementing pattern from an external memory while the state memory is initialized via hardware with an incrementing pattern.

6. **Claims 2-10 and 12-22** depend from the rejected claims 1 and 11, and include all the limitations of the respective claims, thereby rendering those dependent claims not supported.

Claim Rejections - 35 USC § 103

7. **Claims 1-22** are rejected under 35 U.S.C. 103(a) as being unpatentable over by Johns-Vano (hereinafter refereed as “**Vano**”) (European Patent Publication No. “EP 0895164”)(Publication date Feb 03, 1999) in view of a book by **Bruce Schneier**: Title “Applied Cryptography” “Chapter 17, “Other Stream Ciphers and Real Random-Sequence Generation” (hereinafter refereed as **Schneier**)

Art Unit: 2132

(Pages 397-398)(both the references are submitted by the applicant and are included in the applicant IDS)

8. **As per claim 1** Vano discloses a system for encrypting and decrypting data formed of a number of bytes using an encryption algorithm, [figure1, ref. Num "100" or "Cryptographic Engine"; "Abstract"; column 7, lines 22-29]

comprising:

- A system bus; [Figure 1, ref. Num "510" "Out Put bus"; column 4, lines 1-4]
- An encryption accelerator arranged to execute the encryption algorithm coupled to the system bus; [Figure 1, ref. Num "550"; figure 1; column 4, lines 1-4; column 8, lines 20-24] (An encryption accelerator met to be "Cryptographic co-processor" shown on figure 1, ref. Num "550"), the encryption accelerator including a state memory. (Figure 1, reference "554" or "state register")
- A system memory [Figure 1, ref. Num "200" or ref. Num "202"]; (Microcode memory shown on figure 1, ref. Num "200" and "202" is met "a system memory) coupled to the system bus arranged to store a secret key array associated with the data; [Column 4, lines 29-35; and column 8, lines 20-25] (As explained on column 4, lines 29-35 a channel program is loaded into the microcode memory and on column 8, lines 20-24, it has been explained that a channel variable program can contain cryptographic encryption key") and
- A central processing unit (Figure 1, ref. Num "502";) (ALU is inherently an indication of the CPU since arithmetic logic unit, is the part of a computer that performs all arithmetic computations, such as addition

Art Unit: 2132

and multiplication, and all comparison operations. The ALU is one component of the CPU (central processing unit) coupled to the system bus (Figure 1)

Vano does not explicitly disclose

- The state memory is initialized with an incrementing pattern via hardware without loading the incrementing pattern from an external memory.

However, in the same field of endeavor, **Schneier** discloses

- Storing of an incrementing pattern in the state memory array [Page 397, lines 23] (filling the s-box linearly)

It would have been obvious to one having ordinary skill in the art, at the time the invention was made, to combine the features of the ARCFOUR or RC4 encryption algorithm including the features of initializing the state memory in an incrementing pattern without loading the incrementing pattern from an external memory as per teaching of Schneier into the configurable cryptographic processing engine and method as taught by **Vano** in order to provide a faster encryption. (It is known that encryption is fast about 10 times faster than DES, see page 397, line 22)

9. **As per claim 2 the combination of Vano and Schneier** discloses a system for encrypting and decrypting data as applied to claim 1 above. Furthermore **Vano** discloses the system wherein the encryption accelerator includes a state memory [Figure 1, reference "554" or "State register"] that includes a plurality of state memory values each of which is associated with a particular state memory location. [Column 6, lines 19-23]

Art Unit: 2132

10. **As per claim 3 the combination of Vano and Schneier** discloses a system for encrypting and decrypting data as applied to claim 1 above. Furthermore **Vano** discloses the system further comprising: a storage unit arranged to store at least a portion of the data to be encrypted [Figure 1, reference "564", date in register "564"; column 6, lines 44-47]
11. **As per claim 9-10 the combination of Vano and Schneier** discloses a system for encrypting and decrypting data as applied to claim 1 above. Furthermore **Vano** discloses the system further comprising an external memory [figure 1, reference "12"] coupled to the state memory arranged to store selected state memory values. [As explained in claim 1, about "channel program" see column 4, lines 29-33]
12. **As per claim 11,13-14, 21-22 Vano** discloses
- An encryption accelerator [Figure 1, ref. Num "550"] (An encryption accelerator met to be "Cryptographic co-processor" shown on figure 1, ref. Num "550") comprising:
 - A combinational logic block arranged to perform a pre-determined logic operation on selected input values;[Figure 1, ref. Num "576" and column 6, lines 50-55) ("As explained on column 6, lines 50-55 a Permuter shown on figure 1, ref. Num "576" performs cryptographic operations as explained on column 6, lines 50-55)
 - A state memory array[Figure 1, ref. Num "554" or "State Register"] arranged to store a plurality of state memory values;[Column 6, lines 19-22;] (state memory values is met "channel program states")

Art Unit: 2132

- A state machine coupled to the state memory array that directs performance of encryption algorithm.[Figure 1, ref. Num “558”, “control register”; column 6, lines 31-36]
- Performing a shuffling operations on the fly while concurrently retrieving a secret key associated with the data,[Column 6, lines 54-59; Column 6, lines 19-21; column 8, lines 20-24](Permuters select bits from state register as explained on column 6, lines 54-59 and the state register contains channel program as explained on column 6, lines 19-21 and the key is also contained in the channel program as explained on column 8, lines 20-24)
- Byte-wise transferring the data to the combinational logic block as a first input value, and transferring a corresponding state memory value to the combinational logic as a second input value; logically operating on the first and the second input values by the combinational logic to form an encrypted data byte;[figure 1](As shown on figure 1, it is implicit to transfer data from the data register “564” and the state register “554” to the permuter which is shown on figure 1, ref. Num “576”) and
- Outputting the encrypted data byte.[Figure 1, ref. Num “566”, “data out register”]

Vano does not explicitly disclose

Art Unit: 2132

- Initializing via hardware of an incrementing pattern in the state memory array without loading the incrementing pattern from an external memory
- Wherein the shuffling operation includes moving each of the plurality of state memory values based upon the secret key,
- Byte-wise transferring of data

However, in the same field of endeavor, **Schneier** discloses

- Storing of an incrementing pattern in the state memory array with/without loading the incrementing pattern from an external memory [Page 397, lines 23] (filling the s-box linearly)
- Wherein the shuffling operation includes moving each of the plurality of state memory values based upon the secret key.[Page 397, lines 23-page 398 line 3]
- Byte-wise transferring of data [Page 397, lines 21-23](S-box-entries are exclusively OR'd byte-wise with plaintext)

It would have been obvious to one having ordinary skill in the art, at the time the invention was made, to combine the features of the ARCFOUR or RC4 encryption algorithm per teachings of **Schneier** into the configurable cryptographic processing engine and method as taught by **Vano** in order to provide a faster encryption.(It is known that encryption is fast about 10 times faster than DES, see page 397, line 22)

13. **As per claim 4 and 12 Vano** discloses

- As many as two encryption algorithm may performed at the same time in the cryptographic engine. [see Abstract]

Furthermore Vano discloses that symmetric cryptographic alogorithm can be used. [Column 6, lines 53-54]

Vano does not explicitly discloses this particular the encryption algorithm is an ARCFOUR encryption algorithm./even though RC4 is known symmetric block cipher algorithm.

However, in the same field of endeavor, **Schneier** discloses

The importance of RC4 algorithm and stating that encryption in RC4 is fast, about 10 times faster than DES.[Page 397, lines 22]

It would have been obvious to one having ordinary skill in the art, at the time the invention was made, to combine the features of the ARCFOUR or RC4 encryption algorithm per teachings of **Schneier** into the configurable cryptographic processing engine and method as taught by **Vano** in order to provide a faster encryption.

14. **As per claim 5,** the combination of **Vano** and **Schneier** discloses the system as applied to claim 4 above. Furthermore **Schneier** discloses the method wherein the system encrypts the data using the ARCFOUR algorithm by, and
- shuffling each of the plurality of state memory values from an original state memory location to a corresponding shuffled state memory location based upon the secret key array[Page 397, lines 24- page 398, line 3].

Art Unit: 2132

15. **As per claim 6,** the combination of **Vano** and **Schneier** discloses the system as applied to claim 5 above. Furthermore **Vano** discloses the system wherein the shuffling operation comprises: transferring the secret key array and an associated message data length into the encryption accelerator by way of the system bus thereby preserving central processing unit resources. [Column 6, lines 44-47]
16. **As per claim 7,** the combination of **Vano** and **Schneier** discloses the system as applied to claim 6 above. Furthermore **Schneier** discloses the system wherein the shuffling is performed on the fly concurrently with the transferring.[Page 397] (fly byte-wise operation is a known technique in block cipher)
17. **As per claim 8,** the combination of **Vano** and **Schneier** discloses the system as applied to claim 7 above. Furthermore **Vano** discloses the system further comprising: upon completion of the shuffling, the data (which is transferred from the register shown on figure 1, ref. "564"; column 6, lines 44-47] and **Schneier** discloses that the state memory that is exclusive OR'd with the byte of data to be encrypted.[Page 397, lines 21-23]
18. **As per claim 15-19,** the combination of **Vano** and **Schneier** discloses the system as applied to claim 1 above. Furthermore **Vano** discloses an input latch and output latches of the encryption acceleration.[figure 1; Column 6, lines 44-46](data in register shown on figure 1, ref. Num "564"and the data out register shown on figure 1, reference "566" are met to be as the input and output latches of the encryption accelerator. The microsequencer 302 of the CPU) loads data into and from the registers as shown on Column 6, lines 44-46)
19. **As per claim 20,** the combination of **Vano** and **Schneier** discloses the system as applied to claim 1 above. Furthermore **Schneier** discloses the system wherein the

Art Unit: 2132

accelerator further includes a first index counter and a second index counter . [Page 397, lines 14-page 398 line 10]

Conclusion

20. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Samson B Lemma whose telephone number is 571-272-3806. The examiner can normally be reached on Monday-Friday (8:00 am---4: 30 pm).


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, BARRON JR GILBERTO can be reached on 571-272-3799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAMSON LEMMA

S.L.

01/02/2005


GILBERTO BARRON JR.
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100